View L6562AN_1262357.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

L6562A
Transition-mode PFC controller
Preliminary Data
Features

Proprietary multiplier design for minimum thd Very accurate adjustable output overvoltage protection Ultra-low (30A) Start-up current Low (2.5mA) quiescent current Digital leading-edge blanking on current sense Disable function on E/A input 1.4% (@ TJ = 25 C) internal reference voltage -600/+800mA totem pole gate driver with active pull-down during UVLO and voltage clamp DIP-8/SO-8 packages

DIP-8
SO-8
Applications
PFC pre-regulators for:
IEC61000-3-2 compliant SMPS (Flat TV, desktop PC, games) HI-END AC-DC adapter/charger up to 400W Electronic ballast Entry level server & web server
Figure 1.
Block diagram
March 2007
Rev 1
1/20
www.st.com 20
This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.
Contents
L6562A
Contents
1 2 Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 Pin settings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
2.1 2.2 Pin connection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 Pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
3 4 5 6
Maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 Thermal data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 Application information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
6.1 6.2 6.3 6.4 6.5 Overvoltage protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 Disable function . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 THD optimizer circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Operating with no auxiliary winding on the boost inductor . . . . . . . . . . . . 12 Comparison between the L6562A and the L6562 . . . . . . . . . . . . . . . . . . 13
7 8 9 10
Application examples and ideas . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 Package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 Order codes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
2/20
L6562A
Description
1
Description
The L6562A is a current-mode PFC controller operating in Transition Mode (TM). Coming with the same pin-out as its predecessors L6561 and L6562, it offers improved performance. The highly linear multiplier includes a special circuit, able to reduce AC input current distortion, that allows wide-range-mains operation with an extremely low THD, even over a large load range. The output voltage is controlled by means of a voltage-mode error amplifier and an accurate (1.4% @TJ = 25C) internal voltage reference. The device features extremely low consumption (60A max. before start-up and <5 mA operating) and includes a disable function suitable for IC remote ON/OFF, which makes it easier to comply with energy saving requirements (Blue Angel, EnergyStar, Energy2000, etc.). An effective two-step OVP enables to safely handle overvoltages either occurring at start-up or resulting from load disconnection. The totem-pole output stage, capable of 600 mA source and 800 mA sink current, is suitable to drive high current MOSFETs or IGBTs. This, combined with the other features and the possibility to operate with the proprietary Fixed-Off-Time control, makes the device an excellent low-cost solution for EN61000-3-2 compliant SMPS in excess of 350W.
3/20
Pin settings
L6562A
2
2.1
Pin settings
Pin connection
Figure 2. Pin connection (top view)
INV COMP MULT CS
1 2 3 4
8 7 6 5
Vcc GD GND ZCD
2.2
Pin description
Table 1. Pin description
Pin N 1 Name INV Description Inverting input of the error amplifier. The information on the output voltage of the PFC pre-regulator is fed into this pin through a resistor divider. The pin doubles as an ON/OFF control input. Output of the error amplifier. A compensation network is placed between this pin and INV to achieve stability of the voltage control loop and ensure high power factor and low THD. Main input to the multiplier. This pin is connected to the rectified mains voltage via a resistor divider and provides the sinusoidal reference to the current loop. Input to the PWM comparator. The current flowing in the MOSFET is sensed through a resistor, the resulting voltage is applied to this pin and compared with an internal sinusoidal-shaped reference, generated by the multiplier, to determine MOSFET's turn-off. The pin is equipped with 200 ns leading-edge blanking for improved noise immunity. Boost inductor's demagnetization sensing input for transition-mode operation. A negative-going edge triggers MOSFET's turn-on. Ground. Current return for both the signal part of the IC and the gate driver. Gate driver output. The totem pole output stage is able to drive power MOSFET's and IGBT's with a peak current of 600 mA source and 800 mA sink. The high-level voltage of this pin is clamped at about 12V to avoid excessive gate voltages in case the pin is supplied with a high Vcc. Supply Voltage of both the signal part of the IC and the gate driver. The supply voltage upper limit is extended to 22V min. to provide more headroom for supply voltage changes.
2
COMP
3
MULT
4
CS
5 6
ZCD GND
7
GD
8
Vcc
4/20
L6562A
Maximum ratings
3
Maximum ratings
Table 2. Absolute maximum ratings
Symbol VCC IGD --IZCD Pin 8 7 1 to 4 5 Parameter IC supply voltage (ICC 20mA) Output totem pole peak current Analog inputs & outputs Zero current detector max. current Value Self-limited Self-limited -0.3 to 8 10 Unit V A V mA
4
Thermal data
Table 3. Thermal data
Value Symbol RthJA PTOT TJ TSTG Parameter SO8 Max. Thermal Resistance, Junction-toambient Power Dissipation @TA = 50C Junction Temperature Operating range Storage Temperature 150 0.65 -40 to 150 -55 to 150 DIP8 100 1 C/W W C C Unit
5/20
Electrical characteristics
L6562A
5
Electrical characteristics
Table 4. Electrical characteristics ( -25C < TJ < +125C, VCC = 12V, Co = 1nF; unless otherwise specified)
Symbol Supply voltage VCC VccOn VccOff Hys VZ Operating range Turn-on threshold Turn-off threshold Hysteresis Zener Voltage ICC = 20mA
(1)
Parameter
Test condition
Min
Typ
Max
Unit
After turn-on
10.5 11.5 9.5 2.2 22 25 12.5 10
22 13.5 10.5 2.8 28
V V V V V
Supply current Istart-up Iq ICC Iq Start-up current Quiescent current Before turn-on, VCC = 11V After turn-on 30 2.5 3.5 1.7 60 3.75 5 2.2 A mA mA mA
Operating supply current @ 70kHz Quiescent current During OVP (either static or dynamic) or VINV 150mV
Multiplier input IMULT VMULT V cs -------------------V MULT K Input bias current Linear operation range Output max. slope Gain (2) VMULT = 0 to 1V, VCOMP = Upper clamp VMULT = 1V, VCOMP= 4V, VMULT = 0 to 4V 0 to 3 1 0.32 1.1 0.38 0.44 -1 A V V/V V
Error amplifier VINV Voltage feedback input threshold Line regulation IINV Gv GB ICOMP Input bias current Voltage gain Gain-bandwidth product Source current Sink current VCOMP = 4V, VINV = 2.4V VCOMP = 4V, VINV = 2.6V -2 2.5 TJ = 25 C 10.5V < VCC < 22V (1) VCC = 10.5V to 22V VINV = 0 to 3V Open loop 60 80 1 -3.5 4.5 -5 2.465 2.44 2 2.5 2.535 V 2.56 5 -1 mV A dB MHz mA mA
6/20
L6562A Table 4. Electrical characteristics (continued) ( -25C < TJ < +125C, VCC = 12V, Co = 1nF; unless otherwise specified)
Symbol VCOMP VINVdis VINVen Parameter Upper clamp voltage Lower clamp voltage Disable threshold Restart threshold Test condition ISOURCE = 0.5mA ISINK = 0.5mA (1)
Electrical characteristics
Min 5.3 2.1 150
Typ 5.7 2.25 200 450
Max 6 2.4 250 520
Unit V V mV mV
Output overvoltage IOVP Hys Dynamic OVP triggering current Hysteresis Static OVP threshold Current sense comparator ICS tLEB td(H-L) VCS Vcsoffset Input bias current Leading edge blanking Delay to output Current sense clamp Current sense offset VCOMP = Upper clamp VMULT = 0 VMULT = 2.5V 1.0 VCS = 0 100 200 175 1.08 25 mV 5 1.16 -1 300 A ns ns V
(3) (1)
23.5
27 20
30.5
A A
2.1
2.25
2.4
V
Zero current detector VZCDH VZCDL VZCDA VZCDT IZCDb IZCDsrc IZCDsnk Starter tSTART Start timer period 75 190 300 s Upper clamp voltage Lower clamp voltage Arming voltage (positive-going edge) Triggering voltage (negative-going edge) Input bias current Source current capability Sink current capability IZCD = 2.5mA IZCD = - 2.5mA
(3)
5.0 -0.3
5.7 0 1.4 0.7 2
6.5 0.3
V V V V A mA mA
(3)
VZCD = 1 to 4.5V -2.5 2.5
7/20
Electrical characteristics Table 4. Electrical characteristics (continued) ( -25C < TJ < +125C, VCC = 12V, Co = 1nF; unless otherwise specified)
Symbol Gate driver VOL VOH Isrcpk Isnkpk tf tr VOclamp Output low voltage Output high voltage Peak source current Peak sink current Voltage fall time Voltage rise time Output clamp voltage UVLO saturation
1. All the parameters are in tracking 2. The multiplier output is given by:
L6562A
Parameter
Test condition
Min
Typ
Max
Unit
Isink = 100mA Isource = 5mA 9.8 -0.6 0.8
1.0 10.3
V V A A
30 85 Isource = 5mA; Vcc = 20 V Vcc = 0 to VCCon, Isink = 2 mA 10 12 15 1.1
ns ns V V
Vcs = K VMULT (VCOMP - 2.5 )
3. Parameters guaranteed by design, functionality tested in production.
8/20
L6562A
Application information
6
6.1
Application information
Overvoltage protection
Under steady-state conditions, the voltage control loop keeps the output voltage Vo of a PFC pre-regulator close to its nominal value, set by the resistors R1 and R2 of the output divider. Neglecting ripple components, the current through R1, IR1, equals that through R2, IR2. Considering that the non-inverting input of the error amplifier is internally referenced at 2.5V, also the voltage at pin INV will be 2.5V, then:
Equation 1
V O - 2.5 I R2 = I R1 = 2.5 = --------------------------R1 R2
If the output voltage experiences an abrupt change Vo > 0 due to a load drop, the voltage at pin INV will be kept at 2.5V by the local feedback of the error amplifier, a network connected between pins INV and COMP that introduces a long time constant to achieve high PF (this is why Vo can be large). As a result, the current through R2 will remain equal to 2.5/R2 but that through R1 will become:
Equation 2
V O - 2.5 + V O I' R1 = --------------------------------------R1
The difference current IR1=I'R1-IR2=I'R1-IR1= Vo/R1 will flow through the compensation network and enter the error amplifier output (pin COMP). This current is monitored inside the device and if it reaches about 24A the output voltage of the multiplier is forced to decrease, thus smoothly reducing the energy delivered to the output. As the current exceeds 27A, the OVP is triggered (Dynamic OVP): the gate-drive is forced low to switch off the external power transistor and the IC put in an idle state. This condition is maintained until the current falls below approximately 7A, which re-enables the internal starter and allows switching to restart. The output Vo that is able to trigger the Dynamic OVP function is then:
Equation 3
VO = R1 * 20 * 10 - 6
An important advantage of this technique is that the OV level can be set independently of the regulated output voltage: the latter depends on the ratio of R1 to R2, the former on the individual value of R1. Another advantage is the precision: the tolerance of the detection current is 13%, i.e. 13% tolerance on Vo. Since Vo << Vo, the tolerance on the absolute value will be proportionally reduced.
9/20
Application information
L6562A
Example: Vo = 400V, Vo = 40V. Then: R1 = 40V/27A 1.5M ; R2 = 1.5 M *2.5/(400-2.5) = 9.43k. The tolerance on the OVP level due to the L6562A will be 40*0.13 = 5.3V, that is 1.2%. When the load of a PFC pre-regulator is very low, the output voltage tends to stay steadily above the nominal value, which cannot be handled by the Dynamic OVP. If this occurs, however, the error amplifier output will saturate low; hence, when this is detected the external power transistor is switched off and the IC put in an idle state (Static OVP). Normal operation is resumed as the error amplifier goes back into its linear region. As a result, the device will work in burst-mode, with a repetition rate that can be very low. When either OVP is activated the quiescent consumption of the IC is reduced to minimize the discharge of the Vcc capacitor and increase the hold-up capability of the IC supply system.
6.2
Disable function
The INV pin doubles its function as a not-latched IC disable: a voltage below 0.2V shuts down the IC and reduces its consumption at a lower value. To restart the IC, the voltage on the pin must exceed 0.45 V. The main usage of this function is a remote ON/OFF control input that can be driven by a PWM controller for power management purposes. However it also offers a certain degree of additional safety since it will cause the IC to shutdown in case the lower resistor of the output divider is shorted to ground or if the upper resistor is missing or fails open.
6.3
THD optimizer circuit
The device is equipped with a special circuit that reduces the conduction dead-angle occurring to the AC input current near the zero-crossings of the line voltage (crossover distortion). In this way the THD (Total Harmonic Distortion) of the current is considerably reduced. A major cause of this distortion is the inability of the system to transfer energy effectively when the instantaneous line voltage is very low. This effect is magnified by the highfrequency filter capacitor placed after the bridge rectifier, which retains some residual voltage that causes the diodes of the bridge rectifier to be reverse-biased and the input current flow to temporarily stop.
10/20
L6562A Figure 3.
Application information THD optimization: standard TM PFC controller (left side) and L6562A (right side)
Input current
Input current
Rectified mains voltage
Rectified mains voltage
Imains Input current
MOSFET's drainVdrain voltage
Input current MOSFET's drainVdrain voltage
Imains
To overcome this issue the circuit embedded in the device forces the PFC pre-regulator to process more energy near the line voltage zero-crossings as compared to that commanded by the control loop. This will result in both minimizing the time interval where energy transfer is lacking and fully discharging the high-frequency filter capacitor after the bridge. The effect of the circuit is shown in figure 2, where the key waveforms of a standard TM PFC controller are compared to those of the L6562A. Essentially, the circuit artificially increases the ON-time of the power switch with a positive offset added to the output of the multiplier in the proximity of the line voltage zero-crossings. This offset is reduced as the instantaneous line voltage increases, so that it becomes negligible as the line voltage moves toward the top of the sinusoid. To maximally benefit from the THD optimizer circuit, the high-frequency filter capacitor after the bridge rectifier should be minimized, compatibly with EMI filtering needs. A large capacitance, in fact, introduces a conduction dead-angle of the AC input current in itself even with an ideal energy transfer by the PFC pre-regulator - thus making the action of the optimizer circuit little effective.
11/20
Application information
L6562A
6.4
Operating with no auxiliary winding on the boost inductor
To generate the synchronization signal on the ZCD pin, the typical approach requires the connection between the pin and an auxiliary winding of the boost inductor through a limiting resistor. When the device is supplied by the cascaded DC-DC converter, it is necessary to introduce a supplementary winding to the PFC choke just to operate the ZCD pin. Another solution could be implemented by simply connecting the ZCD pin to the drain of the power MOSFET through an R-C network as shown in figure 3: in this way the highfrequency edges experienced by the drain will be transferred to the ZCD pin, hence arming and triggering the ZCD comparator. Also in this case the resistance value must be properly chosen to limit the current sourced/sunk by the ZCD pin. Recommended values for these components are 22pF (or 33pF) for CZCD and 330k for RZCD. With these values proper operation is guaranteed even with few volts difference between the regulated output voltage and the peak input voltage
Figure 4. ZCD pin synchronization without auxiliary winding
RZCD ZCD 5
CZCD
L6562A
12/20
L6562A
Application information
6.5
Comparison between the L6562A and the L6562
The L6562A is not a direct drop-in replacement of the L6562, even if both have the same pin-out. One function (Disable) has been relocated. Table 2 compares the two devices, i.e. those parameters that may result in different values of the external components. The parameters that have the most significant impact on the design, i.e. that definitely require external component changes when converting an L6562based design to the L6562A, are highlighted in bold.
Table 5. L6562A vs. L6562
Parameter IC turn-on & turn-off thresholds (typ.) Turn-off threshold spread (max.) IC consumption before start-up (max.) Multiplier gain (typ.) Current sense reference clamp (typ.) Current sense propagation delay (delay-to-output) (typ.) Dynamic OVP triggering current (typ.) ZCD arm/trigger/clamp thresholds (typ.) Enable threshold (typ.) Gate-driver internal drop (max.) Leading-edge blanking on current sense
1. Function located on pin 5 (ZCD) 2. Function located on pin 1 (INV)
L6562 12/9.5 V 0.8 V 70 uA 0.6 1.7 V 200 ns 40 uA 2.1/1.4/0.7 V 0.3 V (1) 2.6 V No
L6562A 12.5/10 V 0.5 V 60 uA 0.38 1.08 V 175 ns 27 uA 1.4/0.7/0 V 0.45 V (2) 2.2 V Yes
The lower value (-36%) for the clamp level of the current sense reference voltage allows the use of a lower sense resistor for the same peak current, with a proportional reduction of the associated power dissipation. Essentially, the advantage is the reduction of the power dissipated in a single point (hotspot), which is a considerable benefit in applications where heat removal is critical as in adapters closed/plastic case. The lower value for the Dynamic OVP triggering current allows the use of a higher resistance value (+48%) for the upper resistor of the divider sensing the output voltage of the PFC stage (keeping the same overvoltage level) with no significant increase of noise sensitivity. This reduction goes in favor of stand-by consumption in applications required to comply with energy saving regulations.
13/20
Application examples and ideas
L6562A
7
Application examples and ideas
Figure 5. Typical Application circuit (80W, wide-range mains)
Vo=400V Po=80W R4 R5 270 k 270 k W W D1 1N4150 C5 12 nF D2 1N5248B T R7 100 W R6 47 kW R8 22 k W C6 3300 nF C7 220 nF R2 1 MW 8 3 5 2 1 7 4 R9 33 W D3 STTH1L06 NTC 2.5 W R11 750 kW R12 750 kW
R1 1 MW BRIDGE FUSE 4A/250V Vac 88V to 264V + DF06M
C1 0.47 F 400V
-
L6562A
6
MOS1 STP8NM50
C8 47 F 450V
R3 15 kW
C2 10nF
C3 22 F 25V
C4 100 nF
R10A 0.68W 0.25W
R10B 0.68W 0.25W
R13A 18 kW
R13B 20 kW
Boost Inductor Spec (ITACOIL E2543/E) E25x13x7 core,N67 ferrite 1.5 mm gap for 0.7 mH primary inductance Primary: 105 turns 20x0.1 mm Secondary: 8 turns 0.1 mm
Figure 6.
Typical Application circuit (400W, wide-range mains, FOT-controlled)
D1 1N5406 D2 STTH8R06 NTC1 2.5 W Vout = 400V Pout = 400W
L1
C4 100 nF Vcc 10.5 to 22 V R5 C5 47 kW 1 F
R11A 750 kW R11B 750 kW
R1A 1 MW R1B 1 MW
FUSE 8A/250V Vac 88V to 264V
B1 KBU8M +
C1 1 F 400V
8 C3 1 F 3 5 R3 1.5 kW TR1 BC857
2
1 D3 1N4148 M1A STP12NM50 C9 470 nF 630 V M1B STP12NM50 C10 330 F 450 V
L6562A
7 6 R6 3.3 kW C6 100 pF 4
R7 6.8 W D4 1N4148 D5 1N4148 R8 6.8 W R9 330 W R10A,B,C,D 0.39 W 1W
-
R2 15 kW
C2 10nF
R4 15 kW
C7 220 pF
C8 330 pF
R12A 18 kW
R12B 20 kW
L1: core PQ40-30,PC44 material 1 mm air gap on centre leg, for 0.5 mH inductance 65 T of 32 x AWG32 AE 0.2 mm) (
14/20
L6562A
Package mechanical data
8
Package mechanical data
In order to meet environmental requirements, ST offers these devices in ECOPACK(R) packages. These packages have a Lead-free second level interconnect . The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com
15/20
Package mechanical data Table 6. DIP-8 mechanical data
mm Dim. Min A Typ 3.32 Max Min Typ 0.131 Inch
L6562A
Max
a1 B b b1 D E e e3 e4 F I L Z
0.51 1.15 0.356 0.204 1.65 0.55 0.304 10.92 7.95 2.54 7.62 7.62 6.6 5.08 3.18 3.81 1.52 9.75
0.020 0.045 0.014 0.008 0.065 0.022 0.012 0.430 0.313 0.100 0.300 0.300 0.260 0.200 0.125 0.150 0.060 0.384
Figure 7.
Package dimensions
16/20
L6562A Table 7. SO-8 mechanical data
mm Dim. Min. A Typ. Max. 1.10 Min.
Package mechanical data
inch Typ. Max. 0.043
A1 A2 b c D (1) E E1 (1) e L L1 k aaa
0.050 0.750 0.250 0.130 2.900 4.650 2.900 3.000 4.900 3.000 0.650 0.400 0.550 0.950 0.850
0.150 0.950 0.400 0.230 3.100 5.150 3.100
0.002 0.03 0.010 0.005 0.114 0.183 0.114 0.118 0.193 0.118 0.026 0.033
0.006 0.037 0.016 0.009 0.122 0.20 0.122
0.700
0.016
0.022 0.037
0.028
0 (min.) 6 (max.) 0.100 0.004
Note:
D and F does not include mold flash or protrusions. Mold flash or potrusions shall not exceed 0.15mm (.006inch) per side. Figure 8. Package dimensions
17/20
Order codes
L6562A
9
Order codes
Table 8. Order codes
Part number L6562AN L6562AD L6562ADTR Package DIP-8 SO-8 SO-8 Packaging Tube Tube Tape & Reel
18/20
L6562A
Revision history
10
Revision history
Table 9. Revision history
Date 3-Mar-2007 Revision 1 First release Changes
19/20
L6562A
Please Read Carefully:
Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice. All ST products are sold pursuant to ST's terms and conditions of sale. Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.
UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.
Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.
ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.
(c) 2007 STMicroelectronics - All rights reserved STMicroelectronics group of companies Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com
20/20

▲Up To Search▲

Price & Availability of L6562AN

	To Download L6562AN Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .